Accelerating the AES (Advanced Encryption Standard) and Modified AES algorithms on an FPGA. Implementation using Verilog (including Test benches). Wrapping the design using Microblaze/Zynq with AXI ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results